{ "board": { "3dviewports": [], "design_settings": { "defaults": { "apply_defaults_to_fp_fields": false, "apply_defaults_to_fp_shapes": false, "apply_defaults_to_fp_text": false, "board_outline_line_width": 0.05, "copper_line_width": 0.2, "copper_text_italic": false, "copper_text_size_h": 1.5, "copper_text_size_v": 1.5, "copper_text_thickness": 0.3, "copper_text_upright": false, "courtyard_line_width": 0.05, "dimension_precision": 4, "dimension_units": 3, "dimensions": { "arrow_length": 1270000, "extension_offset": 500000, "keep_text_aligned": true, "suppress_zeroes": true, "text_position": 0, "units_format": 0 }, "fab_line_width": 0.1, "fab_text_italic": false, "fab_text_size_h": 1.0, "fab_text_size_v": 1.0, "fab_text_thickness": 0.15, "fab_text_upright": false, "other_line_width": 0.1, "other_text_italic": false, "other_text_size_h": 1.0, "other_text_size_v": 1.0, "other_text_thickness": 0.15, "other_text_upright": false, "pads": { "drill": 0.8, "height": 1.27, "width": 2.54 }, "silk_line_width": 0.1, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.1, "silk_text_upright": false, "zones": { "min_clearance": 0.25 } }, "diff_pair_dimensions": [ { "gap": 0.0, "via_gap": 0.0, "width": 0.0 }, { "gap": 0.2, "via_gap": 0.25, "width": 0.12 } ], "drc_exclusions": [], "meta": { "version": 2 }, "rule_severities": { "annular_width": "error", "clearance": "error", "connection_width": "warning", "copper_edge_clearance": "error", "copper_sliver": "warning", "courtyards_overlap": "error", "creepage": "error", "diff_pair_gap_out_of_range": "error", "diff_pair_uncoupled_length_too_long": "error", "drill_out_of_range": "error", "duplicate_footprints": "error", "extra_footprint": "error", "footprint": "error", "footprint_filters_mismatch": "ignore", "footprint_symbol_mismatch": "warning", "footprint_type_mismatch": "ignore", "hole_clearance": "error", "hole_to_hole": "warning", "holes_co_located": "warning", "invalid_outline": "error", "isolated_copper": "warning", "item_on_disabled_layer": "error", "items_not_allowed": "error", "length_out_of_range": "error", "lib_footprint_issues": "warning", "lib_footprint_mismatch": "warning", "malformed_courtyard": "error", "microvia_drill_out_of_range": "error", "mirrored_text_on_front_layer": "warning", "missing_courtyard": "ignore", "missing_footprint": "error", "net_conflict": "error", "nonmirrored_text_on_back_layer": "warning", "npth_inside_courtyard": "ignore", "padstack": "warning", "pth_inside_courtyard": "ignore", "shorting_items": "error", "silk_edge_clearance": "warning", "silk_over_copper": "warning", "silk_overlap": "warning", "skew_out_of_range": "error", "solder_mask_bridge": "error", "starved_thermal": "error", "text_height": "warning", "text_on_edge_cuts": "error", "text_thickness": "warning", "through_hole_pad_without_hole": "error", "too_many_vias": "error", "track_angle": "error", "track_dangling": "warning", "track_segment_length": "error", "track_width": "error", "tracks_crossing": "error", "unconnected_items": "error", "unresolved_variable": "error", "via_dangling": "warning", "zones_intersect": "error" }, "rules": { "max_error": 0.005, "min_clearance": 0.1, "min_connection": 0.1, "min_copper_edge_clearance": 0.2, "min_groove_width": 0.0, "min_hole_clearance": 0.2, "min_hole_to_hole": 0.25, "min_microvia_diameter": 0.2, "min_microvia_drill": 0.1, "min_resolved_spokes": 2, "min_silk_clearance": 0.0, "min_text_height": 1.0, "min_text_thickness": 0.153, "min_through_hole_diameter": 0.3, "min_track_width": 0.095, "min_via_annular_width": 0.1, "min_via_diameter": 0.5, "solder_mask_to_copper_clearance": 0.005, "use_height_for_length_calcs": true }, "teardrop_options": [ { "td_onpthpad": true, "td_onroundshapesonly": false, "td_onsmdpad": true, "td_ontrackend": false, "td_onvia": true } ], "teardrop_parameters": [ { "td_allow_use_two_tracks": true, "td_curve_segcount": 0, "td_height_ratio": 1.0, "td_length_ratio": 0.5, "td_maxheight": 2.0, "td_maxlen": 1.0, "td_on_pad_in_zone": false, "td_target_name": "td_round_shape", "td_width_to_size_filter_ratio": 0.9 }, { "td_allow_use_two_tracks": true, "td_curve_segcount": 0, "td_height_ratio": 1.0, "td_length_ratio": 0.5, "td_maxheight": 2.0, "td_maxlen": 1.0, "td_on_pad_in_zone": false, "td_target_name": "td_rect_shape", "td_width_to_size_filter_ratio": 0.9 }, { "td_allow_use_two_tracks": true, "td_curve_segcount": 0, "td_height_ratio": 1.0, "td_length_ratio": 0.5, "td_maxheight": 2.0, "td_maxlen": 1.0, "td_on_pad_in_zone": false, "td_target_name": "td_track_end", "td_width_to_size_filter_ratio": 0.9 } ], "track_widths": [ 0.0, 0.095, 0.1, 0.15, 0.2, 0.25, 0.3, 0.4, 0.5 ], "tuning_pattern_settings": { "diff_pair_defaults": { "corner_radius_percentage": 80, "corner_style": 1, "max_amplitude": 1.0, "min_amplitude": 0.2, "single_sided": false, "spacing": 1.0 }, "diff_pair_skew_defaults": { "corner_radius_percentage": 80, "corner_style": 1, "max_amplitude": 1.0, "min_amplitude": 0.2, "single_sided": false, "spacing": 0.6 }, "single_track_defaults": { "corner_radius_percentage": 80, "corner_style": 1, "max_amplitude": 1.0, "min_amplitude": 0.2, "single_sided": false, "spacing": 0.6 } }, "via_dimensions": [ { "diameter": 0.0, "drill": 0.0 }, { "diameter": 0.4, "drill": 0.3 }, { "diameter": 0.45, "drill": 0.2 } ], "zones_allow_external_fillets": false }, "ipc2581": { "dist": "", "distpn": "", "internal_id": "", "mfg": "", "mpn": "" }, "layer_pairs": [], "layer_presets": [], "viewports": [] }, "boards": [], "cvpcb": { "equivalence_files": [] }, "erc": { "erc_exclusions": [], "meta": { "version": 0 }, "pin_map": [ [ 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 2 ], [ 0, 2, 0, 1, 0, 0, 1, 0, 2, 2, 2, 2 ], [ 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 2 ], [ 0, 1, 0, 0, 0, 0, 1, 1, 2, 1, 1, 2 ], [ 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 2 ], [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2 ], [ 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2 ], [ 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 2 ], [ 0, 2, 1, 2, 0, 0, 1, 0, 2, 2, 2, 2 ], [ 0, 2, 0, 1, 0, 0, 1, 0, 2, 0, 0, 2 ], [ 0, 2, 1, 1, 0, 0, 1, 0, 2, 0, 0, 2 ], [ 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 ] ], "rule_severities": { "bus_definition_conflict": "error", "bus_entry_needed": "error", "bus_to_bus_conflict": "error", "bus_to_net_conflict": "error", "different_unit_footprint": "error", "different_unit_net": "error", "duplicate_reference": "error", "duplicate_sheet_names": "error", "endpoint_off_grid": "warning", "extra_units": "error", "footprint_filter": "ignore", "footprint_link_issues": "warning", "four_way_junction": "ignore", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "label_multiple_wires": "warning", "lib_symbol_issues": "warning", "lib_symbol_mismatch": "warning", "missing_bidi_pin": "warning", "missing_input_pin": "warning", "missing_power_pin": "error", "missing_unit": "warning", "multiple_net_names": "warning", "net_not_bus_member": "warning", "no_connect_connected": "warning", "no_connect_dangling": "warning", "pin_not_connected": "error", "pin_not_driven": "error", "pin_to_pin": "warning", "power_pin_not_driven": "error", "same_local_global_label": "warning", "similar_label_and_power": "warning", "similar_labels": "warning", "similar_power": "warning", "simulation_model_issue": "ignore", "single_global_label": "ignore", "unannotated": "error", "unconnected_wire_endpoint": "warning", "undefined_netclass": "error", "unit_value_mismatch": "error", "unresolved_variable": "error", "wire_dangling": "error" } }, "libraries": { "pinned_footprint_libs": [ "GeegorLibrary" ], "pinned_symbol_libs": [ "symlib_geegor" ] }, "meta": { "filename": "kintex7_v2.kicad_pro", "version": 3 }, "net_settings": { "classes": [ { "bus_width": 12, "clearance": 0.1, "diff_pair_gap": 0.15, "diff_pair_via_gap": 0.25, "diff_pair_width": 0.1, "line_style": 0, "microvia_diameter": 10.0, "microvia_drill": 9.0, "name": "Default", "pcb_color": "rgba(0, 0, 0, 0.000)", "priority": 2147483647, "schematic_color": "rgba(0, 0, 0, 0.000)", "track_width": 0.1, "via_diameter": 0.4, "via_drill": 0.3, "wire_width": 6 }, { "name": "DDR_A", "pcb_color": "rgb(255, 1, 19)", "priority": 2, "schematic_color": "rgba(0, 0, 0, 0.000)" }, { "name": "DDR_D", "pcb_color": "rgb(255, 0, 196)", "priority": 3, "schematic_color": "rgba(0, 0, 0, 0.000)" }, { "name": "Ground", "pcb_color": "rgb(50, 169, 46)", "priority": 4, "schematic_color": "rgba(0, 0, 0, 0.000)" }, { "name": "Power", "pcb_color": "rgb(255, 84, 14)", "priority": 5, "schematic_color": "rgba(0, 0, 0, 0.000)" }, { "name": "QSPI", "pcb_color": "rgb(116, 23, 255)", "priority": 0, "schematic_color": "rgba(0, 0, 0, 0.000)" }, { "name": "SERDES", "pcb_color": "rgb(145, 0, 255)", "priority": 1, "schematic_color": "rgba(0, 0, 0, 0.000)" } ], "meta": { "version": 4 }, "net_colors": null, "netclass_assignments": { "/DDR3/DM0": [ "DDR_D" ], "/DDR3/DM1": [ "DDR_D" ], "/DDR3/DM2": [ "DDR_D" ], "/DDR3/DM3": [ "DDR_D" ], "/DDR3/DM4": [ "DDR_D" ], "/DDR3/DM5": [ "DDR_D" ], "/DDR3/DM6": [ "DDR_D" ], "/DDR3/DM7": [ "DDR_D" ], "/DDR3/DQ0": [ "DDR_D" ], "/DDR3/DQ1": [ "DDR_D" ], "/DDR3/DQ10": [ "DDR_D" ], "/DDR3/DQ11": [ "DDR_D" ], "/DDR3/DQ12": [ "DDR_D" ], "/DDR3/DQ13": [ "DDR_D" ], "/DDR3/DQ14": [ "DDR_D" ], "/DDR3/DQ15": [ "DDR_D" ], "/DDR3/DQ16": [ "DDR_D" ], "/DDR3/DQ17": [ "DDR_D" ], "/DDR3/DQ18": [ "DDR_D" ], "/DDR3/DQ19": [ "DDR_D" ], "/DDR3/DQ2": [ "DDR_D" ], "/DDR3/DQ20": [ "DDR_D" ], "/DDR3/DQ21": [ "DDR_D" ], "/DDR3/DQ22": [ "DDR_D" ], "/DDR3/DQ23": [ "DDR_D" ], "/DDR3/DQ24": [ "DDR_D" ], "/DDR3/DQ25": [ "DDR_D" ], "/DDR3/DQ26": [ "DDR_D" ], "/DDR3/DQ27": [ "DDR_D" ], "/DDR3/DQ28": [ "DDR_D" ], "/DDR3/DQ29": [ "DDR_D" ], "/DDR3/DQ3": [ "DDR_D" ], "/DDR3/DQ30": [ "DDR_D" ], "/DDR3/DQ31": [ "DDR_D" ], "/DDR3/DQ32": [ "DDR_D" ], "/DDR3/DQ33": [ "DDR_D" ], "/DDR3/DQ34": [ "DDR_D" ], "/DDR3/DQ35": [ "DDR_D" ], "/DDR3/DQ36": [ "DDR_D" ], "/DDR3/DQ37": [ "DDR_D" ], "/DDR3/DQ38": [ "DDR_D" ], "/DDR3/DQ39": [ "DDR_D" ], "/DDR3/DQ4": [ "DDR_D" ], "/DDR3/DQ40": [ "DDR_D" ], "/DDR3/DQ41": [ "DDR_D" ], "/DDR3/DQ42": [ "DDR_D" ], "/DDR3/DQ43": [ "DDR_D" ], "/DDR3/DQ44": [ "DDR_D" ], "/DDR3/DQ45": [ "DDR_D" ], "/DDR3/DQ46": [ "DDR_D" ], "/DDR3/DQ47": [ "DDR_D" ], "/DDR3/DQ48": [ "DDR_D" ], "/DDR3/DQ49": [ "DDR_D" ], "/DDR3/DQ5": [ "DDR_D" ], "/DDR3/DQ50": [ "DDR_D" ], "/DDR3/DQ51": [ "DDR_D" ], "/DDR3/DQ52": [ "DDR_D" ], "/DDR3/DQ53": [ "DDR_D" ], "/DDR3/DQ54": [ "DDR_D" ], "/DDR3/DQ55": [ "DDR_D" ], "/DDR3/DQ56": [ "DDR_D" ], "/DDR3/DQ57": [ "DDR_D" ], "/DDR3/DQ58": [ "DDR_D" ], "/DDR3/DQ59": [ "DDR_D" ], "/DDR3/DQ6": [ "DDR_D" ], "/DDR3/DQ60": [ "DDR_D" ], "/DDR3/DQ61": [ "DDR_D" ], "/DDR3/DQ62": [ "DDR_D" ], "/DDR3/DQ63": [ "DDR_D" ], "/DDR3/DQ7": [ "DDR_D" ], "/DDR3/DQ8": [ "DDR_D" ], "/DDR3/DQ9": [ "DDR_D" ], "/DDR3/DQS0_N": [ "DDR_D" ], "/DDR3/DQS0_P": [ "DDR_D" ], "/DDR3/DQS1_N": [ "DDR_D" ], "/DDR3/DQS1_P": [ "DDR_D" ], "/DDR3/DQS2_N": [ "DDR_D" ], "/DDR3/DQS2_P": [ "DDR_D" ], "/DDR3/DQS3_N": [ "DDR_D" ], "/DDR3/DQS3_P": [ "DDR_D" ], "/DDR3/DQS4_N": [ "DDR_D" ], "/DDR3/DQS4_P": [ "DDR_D" ], "/DDR3/DQS5_N": [ "DDR_D" ], "/DDR3/DQS5_P": [ "DDR_D" ], "/DDR3/DQS6_N": [ "DDR_D" ], "/DDR3/DQS6_P": [ "DDR_D" ], "/DDR3/DQS7_N": [ "DDR_D" ], "/DDR3/DQS7_P": [ "DDR_D" ], "/Kintex/A0": [ "DDR_A" ], "/Kintex/A1": [ "DDR_A" ], "/Kintex/A10": [ "DDR_A" ], "/Kintex/A11": [ "DDR_A" ], "/Kintex/A12": [ "DDR_A" ], "/Kintex/A13": [ "DDR_A" ], "/Kintex/A14": [ "DDR_A" ], "/Kintex/A15": [ "DDR_A" ], "/Kintex/A2": [ "DDR_A" ], "/Kintex/A3": [ "DDR_A" ], "/Kintex/A4": [ "DDR_A" ], "/Kintex/A5": [ "DDR_A" ], "/Kintex/A6": [ "DDR_A" ], "/Kintex/A7": [ "DDR_A" ], "/Kintex/A8": [ "DDR_A" ], "/Kintex/A9": [ "DDR_A" ], "/Kintex/BA0": [ "DDR_A" ], "/Kintex/BA1": [ "DDR_A" ], "/Kintex/BA2": [ "DDR_A" ], "/Kintex/CAS_N": [ "DDR_A" ], "/Kintex/CK0_N": [ "DDR_A" ], "/Kintex/CK0_P": [ "DDR_A" ], "/Kintex/CK1_N": [ "DDR_A" ], "/Kintex/CK1_P": [ "DDR_A" ], "/Kintex/CKE0": [ "DDR_A" ], "/Kintex/CKE1": [ "DDR_A" ], "/Kintex/DDR3/SA0": [ "DDR_A" ], "/Kintex/DDR3/SA1": [ "DDR_A" ], "/Kintex/DDR3/SCL": [ "DDR_A" ], "/Kintex/DDR3/SDA": [ "DDR_A" ], "/Kintex/DDR_SCL": [ "DDR_A" ], "/Kintex/DDR_SDA": [ "DDR_A" ], "/Kintex/DM0": [ "DDR_D" ], "/Kintex/DM1": [ "DDR_D" ], "/Kintex/DM2": [ "DDR_D" ], "/Kintex/DM3": [ "DDR_D" ], "/Kintex/DM4": [ "DDR_D" ], "/Kintex/DM5": [ "DDR_D" ], "/Kintex/DM6": [ "DDR_D" ], "/Kintex/DM7": [ "DDR_D" ], "/Kintex/DQ0": [ "DDR_D" ], "/Kintex/DQ1": [ "DDR_D" ], "/Kintex/DQ10": [ "DDR_D" ], "/Kintex/DQ11": [ "DDR_D" ], "/Kintex/DQ12": [ "DDR_D" ], "/Kintex/DQ13": [ "DDR_D" ], "/Kintex/DQ14": [ "DDR_D" ], "/Kintex/DQ15": [ "DDR_D" ], "/Kintex/DQ16": [ "DDR_D" ], "/Kintex/DQ17": [ "DDR_D" ], "/Kintex/DQ18": [ "DDR_D" ], "/Kintex/DQ19": [ "DDR_D" ], "/Kintex/DQ2": [ "DDR_D" ], "/Kintex/DQ20": [ "DDR_D" ], "/Kintex/DQ21": [ "DDR_D" ], "/Kintex/DQ22": [ "DDR_D" ], "/Kintex/DQ23": [ "DDR_D" ], "/Kintex/DQ24": [ "DDR_D" ], "/Kintex/DQ25": [ "DDR_D" ], "/Kintex/DQ26": [ "DDR_D" ], "/Kintex/DQ27": [ "DDR_D" ], "/Kintex/DQ28": [ "DDR_D" ], "/Kintex/DQ29": [ "DDR_D" ], "/Kintex/DQ3": [ "DDR_D" ], "/Kintex/DQ30": [ "DDR_D" ], "/Kintex/DQ31": [ "DDR_D" ], "/Kintex/DQ32": [ "DDR_D" ], "/Kintex/DQ33": [ "DDR_D" ], "/Kintex/DQ34": [ "DDR_D" ], "/Kintex/DQ35": [ "DDR_D" ], "/Kintex/DQ36": [ "DDR_D" ], "/Kintex/DQ37": [ "DDR_D" ], "/Kintex/DQ38": [ "DDR_D" ], "/Kintex/DQ39": [ "DDR_D" ], "/Kintex/DQ4": [ "DDR_D" ], "/Kintex/DQ40": [ "DDR_D" ], "/Kintex/DQ41": [ "DDR_D" ], "/Kintex/DQ42": [ "DDR_D" ], "/Kintex/DQ43": [ "DDR_D" ], "/Kintex/DQ44": [ "DDR_D" ], "/Kintex/DQ45": [ "DDR_D" ], "/Kintex/DQ46": [ "DDR_D" ], "/Kintex/DQ47": [ "DDR_D" ], "/Kintex/DQ48": [ "DDR_D" ], "/Kintex/DQ49": [ "DDR_D" ], "/Kintex/DQ5": [ "DDR_D" ], "/Kintex/DQ50": [ "DDR_D" ], "/Kintex/DQ51": [ "DDR_D" ], "/Kintex/DQ52": [ "DDR_D" ], "/Kintex/DQ53": [ "DDR_D" ], "/Kintex/DQ54": [ "DDR_D" ], "/Kintex/DQ55": [ "DDR_D" ], "/Kintex/DQ56": [ "DDR_D" ], "/Kintex/DQ57": [ "DDR_D" ], "/Kintex/DQ58": [ "DDR_D" ], "/Kintex/DQ59": [ "DDR_D" ], "/Kintex/DQ6": [ "DDR_D" ], "/Kintex/DQ60": [ "DDR_D" ], "/Kintex/DQ61": [ "DDR_D" ], "/Kintex/DQ62": [ "DDR_D" ], "/Kintex/DQ63": [ "DDR_D" ], "/Kintex/DQ7": [ "DDR_D" ], "/Kintex/DQ8": [ "DDR_D" ], "/Kintex/DQ9": [ "DDR_D" ], "/Kintex/DQS0_N": [ "DDR_D" ], "/Kintex/DQS0_P": [ "DDR_D" ], "/Kintex/DQS1_N": [ "DDR_D" ], "/Kintex/DQS1_P": [ "DDR_D" ], "/Kintex/DQS2_N": [ "DDR_D" ], "/Kintex/DQS2_P": [ "DDR_D" ], "/Kintex/DQS3_N": [ "DDR_D" ], "/Kintex/DQS3_P": [ "DDR_D" ], "/Kintex/DQS4_N": [ "DDR_D" ], "/Kintex/DQS4_P": [ "DDR_D" ], "/Kintex/DQS5_N": [ "DDR_D" ], "/Kintex/DQS5_P": [ "DDR_D" ], "/Kintex/DQS6_N": [ "DDR_D" ], "/Kintex/DQS6_P": [ "DDR_D" ], "/Kintex/DQS7_N": [ "DDR_D" ], "/Kintex/DQS7_P": [ "DDR_D" ], "/Kintex/ODT0": [ "DDR_A" ], "/Kintex/ODT1": [ "DDR_A" ], "/Kintex/RAS_N": [ "DDR_A" ], "/Kintex/RESET_N": [ "DDR_A" ], "/Kintex/S0_N": [ "DDR_A" ], "/Kintex/S1_N": [ "DDR_A" ], "/Kintex/SCK": [ "QSPI" ], "/Kintex/SI{slash}IO0": [ "QSPI" ], "/Kintex/SO{slash}IO1": [ "QSPI" ], "/Kintex/Serdes/PCIe_{RX}0N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}0P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}1N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}1P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}2N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}2P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}3N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}3P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}4N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}4P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}5N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}5P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}6N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}6P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}7N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{RX}7P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}0N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}0P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}1N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}1P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}2N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}2P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}3N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}3P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}4N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}4P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}5N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}5P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}6N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}6P": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}7N": [ "SERDES" ], "/Kintex/Serdes/PCIe_{TX}7P": [ "SERDES" ], "/Kintex/Serdes/QSFP-conn 1/VCC1": [ "Power" ], "/Kintex/Serdes/QSFP-conn 1/VCC1_1": [ "Power" ], "/Kintex/Serdes/QSFP-conn 1/VCCRX": [ "Power" ], "/Kintex/Serdes/QSFP-conn 1/VCCRX1": [ "Power" ], "/Kintex/Serdes/QSFP-conn 1/VCCTX": [ "Power" ], "/Kintex/Serdes/QSFP-conn 1/VCCTX1": [ "Power" ], "/Kintex/Serdes/QSFP-conn 2/VCC1": [ "Power" ], "/Kintex/Serdes/QSFP-conn 2/VCC1_1": [ "Power" ], "/Kintex/Serdes/QSFP-conn 2/VCCRX": [ "Power" ], "/Kintex/Serdes/QSFP-conn 2/VCCRX1": [ "Power" ], "/Kintex/Serdes/QSFP-conn 2/VCCTX": [ "Power" ], "/Kintex/Serdes/QSFP-conn 2/VCCTX1": [ "Power" ], "/Kintex/Serdes/QSFP1.RX1N": [ "SERDES" ], "/Kintex/Serdes/QSFP1.RX1P": [ "SERDES" ], "/Kintex/Serdes/QSFP1.RX2N": [ "SERDES" ], "/Kintex/Serdes/QSFP1.RX2P": [ "SERDES" ], "/Kintex/Serdes/QSFP1.RX3N": [ "SERDES" ], "/Kintex/Serdes/QSFP1.RX3P": [ "SERDES" ], "/Kintex/Serdes/QSFP1.RX4N": [ "SERDES" ], "/Kintex/Serdes/QSFP1.RX4P": [ "SERDES" ], "/Kintex/Serdes/QSFP1.TX1N": [ "SERDES" ], "/Kintex/Serdes/QSFP1.TX1P": [ "SERDES" ], "/Kintex/Serdes/QSFP1.TX2N": [ "SERDES" ], "/Kintex/Serdes/QSFP1.TX2P": [ "SERDES" ], "/Kintex/Serdes/QSFP1.TX3N": [ "SERDES" ], "/Kintex/Serdes/QSFP1.TX3P": [ "SERDES" ], "/Kintex/Serdes/QSFP1.TX4N": [ "SERDES" ], "/Kintex/Serdes/QSFP1.TX4P": [ "SERDES" ], "/Kintex/Serdes/QSFP2.RX1N": [ "SERDES" ], "/Kintex/Serdes/QSFP2.RX1P": [ "SERDES" ], "/Kintex/Serdes/QSFP2.RX2N": [ "SERDES" ], "/Kintex/Serdes/QSFP2.RX2P": [ "SERDES" ], "/Kintex/Serdes/QSFP2.RX3N": [ "SERDES" ], "/Kintex/Serdes/QSFP2.RX3P": [ "SERDES" ], "/Kintex/Serdes/QSFP2.RX4N": [ "SERDES" ], "/Kintex/Serdes/QSFP2.RX4P": [ "SERDES" ], "/Kintex/Serdes/QSFP2.TX1N": [ "SERDES" ], "/Kintex/Serdes/QSFP2.TX1P": [ "SERDES" ], "/Kintex/Serdes/QSFP2.TX2N": [ "SERDES" ], "/Kintex/Serdes/QSFP2.TX2P": [ "SERDES" ], "/Kintex/Serdes/QSFP2.TX3N": [ "SERDES" ], "/Kintex/Serdes/QSFP2.TX3P": [ "SERDES" ], "/Kintex/Serdes/QSFP2.TX4N": [ "SERDES" ], "/Kintex/Serdes/QSFP2.TX4P": [ "SERDES" ], "/Kintex/Serdes/mSAS1.RX1N": [ "SERDES" ], "/Kintex/Serdes/mSAS1.RX1P": [ "SERDES" ], "/Kintex/Serdes/mSAS1.RX2N": [ "SERDES" ], "/Kintex/Serdes/mSAS1.RX2P": [ "SERDES" ], "/Kintex/Serdes/mSAS1.RX3N": [ "SERDES" ], "/Kintex/Serdes/mSAS1.RX3P": [ "SERDES" ], "/Kintex/Serdes/mSAS1.RX4N": [ "SERDES" ], "/Kintex/Serdes/mSAS1.RX4P": [ "SERDES" ], "/Kintex/Serdes/mSAS1.TX1N": [ "SERDES" ], "/Kintex/Serdes/mSAS1.TX1P": [ "SERDES" ], "/Kintex/Serdes/mSAS1.TX2N": [ "SERDES" ], "/Kintex/Serdes/mSAS1.TX2P": [ "SERDES" ], "/Kintex/Serdes/mSAS1.TX3N": [ "SERDES" ], "/Kintex/Serdes/mSAS1.TX3P": [ "SERDES" ], "/Kintex/Serdes/mSAS1.TX4N": [ "SERDES" ], "/Kintex/Serdes/mSAS1.TX4P": [ "SERDES" ], "/Kintex/Serdes/mSAS2.RX1N": [ "SERDES" ], "/Kintex/Serdes/mSAS2.RX1P": [ "SERDES" ], "/Kintex/Serdes/mSAS2.RX2N": [ "SERDES" ], "/Kintex/Serdes/mSAS2.RX2P": [ "SERDES" ], "/Kintex/Serdes/mSAS2.RX3N": [ "SERDES" ], "/Kintex/Serdes/mSAS2.RX3P": [ "SERDES" ], "/Kintex/Serdes/mSAS2.RX4N": [ "SERDES" ], "/Kintex/Serdes/mSAS2.RX4P": [ "SERDES" ], "/Kintex/Serdes/mSAS2.TX1N": [ "SERDES" ], "/Kintex/Serdes/mSAS2.TX1P": [ "SERDES" ], "/Kintex/Serdes/mSAS2.TX2N": [ "SERDES" ], "/Kintex/Serdes/mSAS2.TX2P": [ "SERDES" ], "/Kintex/Serdes/mSAS2.TX3N": [ "SERDES" ], "/Kintex/Serdes/mSAS2.TX3P": [ "SERDES" ], "/Kintex/Serdes/mSAS2.TX4N": [ "SERDES" ], "/Kintex/Serdes/mSAS2.TX4P": [ "SERDES" ], "/Kintex/WE_N": [ "DDR_A" ], "/Kintex/~{CS}": [ "QSPI" ], "/Kintex/~{HOLD}{slash}IO3": [ "QSPI" ], "/Kintex/~{WP}{slash}IO2": [ "QSPI" ], "/Power Supplies/Buck Powersupplies 1/LX0": [ "Power" ], "/Power Supplies/Buck Powersupplies 1/LX1": [ "Power" ], "/Power Supplies/Buck Powersupplies 1/LX2": [ "Power" ], "/Power Supplies/Buck Powersupplies 1/LX3": [ "Power" ], "/Power Supplies/Buck Powersupplies 1/LX[0..2]": [ "Power" ], "/Power Supplies/Buck Powersupplies 1/LX[1..3]": [ "Power" ], "/Power Supplies/Buck Powersupplies 1/Vout0": [ "Power" ], "/Power Supplies/Buck Powersupplies 1/Vout1": [ "Power" ], "/Power Supplies/Buck Powersupplies 1/Vout2": [ "Power" ], "/Power Supplies/Buck Powersupplies 1/Vout3": [ "Power" ], "/Power Supplies/Buck Powersupplies 1/Vout[0..2]": [ "Power" ], "/Power Supplies/Buck Powersupplies 1/Vout[1..3]": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/LX0": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/LX1": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/LX2": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/LX3": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/LX[0..2]": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/LX[1..3]": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/Vout0": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/Vout1": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/Vout2": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/Vout3": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/Vout[0..2]": [ "Power" ], "/Power Supplies/Buck Powersupplies 2/Vout[1..3]": [ "Power" ], "/Power Supplies/VCCINT/SW": [ "Power" ], "12V": [ "Power" ], "3V3_{RPI}": [ "Power" ], "GND": [ "Ground" ], "MGTAVAUX": [ "Power" ], "MGTAVCC": [ "Power" ], "MGTAVTT": [ "Power" ], "Net-(U3E-MGTXTXN0_112)": [ "SERDES" ], "Net-(U3E-MGTXTXN0_113)": [ "SERDES" ], "Net-(U3E-MGTXTXN1_112)": [ "SERDES" ], "Net-(U3E-MGTXTXN1_113)": [ "SERDES" ], "Net-(U3E-MGTXTXN2_112)": [ "SERDES" ], "Net-(U3E-MGTXTXN2_113)": [ "SERDES" ], "Net-(U3E-MGTXTXN3_112)": [ "SERDES" ], "Net-(U3E-MGTXTXN3_113)": [ "SERDES" ], "Net-(U3E-MGTXTXP0_112)": [ "SERDES" ], "Net-(U3E-MGTXTXP0_113)": [ "SERDES" ], "Net-(U3E-MGTXTXP1_112)": [ "SERDES" ], "Net-(U3E-MGTXTXP1_113)": [ "SERDES" ], "Net-(U3E-MGTXTXP2_112)": [ "SERDES" ], "Net-(U3E-MGTXTXP2_113)": [ "SERDES" ], "Net-(U3E-MGTXTXP3_112)": [ "SERDES" ], "Net-(U3E-MGTXTXP3_113)": [ "SERDES" ], "Net-(U3G-MGTXTXN0_116)": [ "SERDES" ], "Net-(U3G-MGTXTXN0_117)": [ "SERDES" ], "Net-(U3G-MGTXTXN1_116)": [ "SERDES" ], "Net-(U3G-MGTXTXN1_117)": [ "SERDES" ], "Net-(U3G-MGTXTXN2_116)": [ "SERDES" ], "Net-(U3G-MGTXTXN2_117)": [ "SERDES" ], "Net-(U3G-MGTXTXN3_116)": [ "SERDES" ], "Net-(U3G-MGTXTXN3_117)": [ "SERDES" ], "Net-(U3G-MGTXTXP0_116)": [ "SERDES" ], "Net-(U3G-MGTXTXP0_117)": [ "SERDES" ], "Net-(U3G-MGTXTXP1_116)": [ "SERDES" ], "Net-(U3G-MGTXTXP1_117)": [ "SERDES" ], "Net-(U3G-MGTXTXP2_116)": [ "SERDES" ], "Net-(U3G-MGTXTXP2_117)": [ "SERDES" ], "Net-(U3G-MGTXTXP3_116)": [ "SERDES" ], "Net-(U3G-MGTXTXP3_117)": [ "SERDES" ], "VBUS": [ "Power" ], "VCC3V3": [ "Power" ], "VCCADC": [ "Power" ], "VCCAUX": [ "Power" ], "VCCBATT": [ "Power" ], "VCCBRAM": [ "Power" ], "VCCINT": [ "Power" ], "VCCO_0": [ "Power" ], "VCCO_11": [ "Power" ], "VCCO_12": [ "Power" ], "VCCO_13": [ "Power" ], "VCCO_14": [ "Power" ], "VCCO_15": [ "Power" ], "VCCO_16": [ "Power" ], "VCCO_17": [ "Power" ], "VCCO_18": [ "Power" ], "VCCQSFP1": [ "Power" ], "VCCQSFP2": [ "Power" ], "VCC_{PCIe} 12V": [ "Power" ], "VDD_DDR": [ "Power" ], "VTT_DDR": [ "Power" ], "unconnected-(C100-Pad2)": [ "SERDES" ], "unconnected-(C101-Pad2)": [ "SERDES" ], "unconnected-(C102-Pad2)": [ "SERDES" ], "unconnected-(C103-Pad2)": [ "SERDES" ], "unconnected-(C104-Pad2)": [ "SERDES" ], "unconnected-(C105-Pad2)": [ "SERDES" ], "unconnected-(C106-Pad2)": [ "SERDES" ], "unconnected-(C107-Pad2)": [ "SERDES" ], "unconnected-(C108-Pad2)": [ "SERDES" ], "unconnected-(C89-Pad2)": [ "SERDES" ], "unconnected-(C90-Pad2)": [ "SERDES" ], "unconnected-(C91-Pad2)": [ "SERDES" ], "unconnected-(C92-Pad2)": [ "SERDES" ], "unconnected-(C93-Pad2)": [ "SERDES" ], "unconnected-(C94-Pad2)": [ "SERDES" ], "unconnected-(C99-Pad2)": [ "SERDES" ], "unconnected-(U1A-DM0-Pad11)": [ "DDR_D" ], "unconnected-(U1A-DM1-Pad28)": [ "DDR_D" ], "unconnected-(U1A-DM2-Pad46)": [ "DDR_D" ], "unconnected-(U1A-DM3-Pad63)": [ "DDR_D" ], "unconnected-(U1A-DM4-Pad136)": [ "DDR_D" ], "unconnected-(U1A-DM5-Pad153)": [ "DDR_D" ], "unconnected-(U1A-DM6-Pad170)": [ "DDR_D" ], "unconnected-(U1A-DM7-Pad187)": [ "DDR_D" ], "unconnected-(U1A-DQ0-Pad5)": [ "DDR_D" ], "unconnected-(U1A-DQ1-Pad7)": [ "DDR_D" ], "unconnected-(U1A-DQ10-Pad33)": [ "DDR_D" ], "unconnected-(U1A-DQ11-Pad35)": [ "DDR_D" ], "unconnected-(U1A-DQ12-Pad22)": [ "DDR_D" ], "unconnected-(U1A-DQ13-Pad24)": [ "DDR_D" ], "unconnected-(U1A-DQ14-Pad34)": [ "DDR_D" ], "unconnected-(U1A-DQ15-Pad36)": [ "DDR_D" ], "unconnected-(U1A-DQ16-Pad39)": [ "DDR_D" ], "unconnected-(U1A-DQ17-Pad41)": [ "DDR_D" ], "unconnected-(U1A-DQ18-Pad51)": [ "DDR_D" ], "unconnected-(U1A-DQ19-Pad53)": [ "DDR_D" ], "unconnected-(U1A-DQ2-Pad15)": [ "DDR_D" ], "unconnected-(U1A-DQ20-Pad40)": [ "DDR_D" ], "unconnected-(U1A-DQ21-Pad42)": [ "DDR_D" ], "unconnected-(U1A-DQ22-Pad50)": [ "DDR_D" ], "unconnected-(U1A-DQ23-Pad52)": [ "DDR_D" ], "unconnected-(U1A-DQ24-Pad57)": [ "DDR_D" ], "unconnected-(U1A-DQ25-Pad59)": [ "DDR_D" ], "unconnected-(U1A-DQ26-Pad67)": [ "DDR_D" ], "unconnected-(U1A-DQ27-Pad69)": [ "DDR_D" ], "unconnected-(U1A-DQ28-Pad56)": [ "DDR_D" ], "unconnected-(U1A-DQ29-Pad58)": [ "DDR_D" ], "unconnected-(U1A-DQ3-Pad17)": [ "DDR_D" ], "unconnected-(U1A-DQ30-Pad68)": [ "DDR_D" ], "unconnected-(U1A-DQ31-Pad70)": [ "DDR_D" ], "unconnected-(U1A-DQ32-Pad129)": [ "DDR_D" ], "unconnected-(U1A-DQ33-Pad131)": [ "DDR_D" ], "unconnected-(U1A-DQ34-Pad141)": [ "DDR_D" ], "unconnected-(U1A-DQ35-Pad143)": [ "DDR_D" ], "unconnected-(U1A-DQ36-Pad130)": [ "DDR_D" ], "unconnected-(U1A-DQ37-Pad132)": [ "DDR_D" ], "unconnected-(U1A-DQ38-Pad140)": [ "DDR_D" ], "unconnected-(U1A-DQ39-Pad142)": [ "DDR_D" ], "unconnected-(U1A-DQ4-Pad4)": [ "DDR_D" ], "unconnected-(U1A-DQ40-Pad147)": [ "DDR_D" ], "unconnected-(U1A-DQ41-Pad149)": [ "DDR_D" ], "unconnected-(U1A-DQ42-Pad157)": [ "DDR_D" ], "unconnected-(U1A-DQ43-Pad159)": [ "DDR_D" ], "unconnected-(U1A-DQ44-Pad146)": [ "DDR_D" ], "unconnected-(U1A-DQ45-Pad148)": [ "DDR_D" ], "unconnected-(U1A-DQ46-Pad158)": [ "DDR_D" ], "unconnected-(U1A-DQ47-Pad160)": [ "DDR_D" ], "unconnected-(U1A-DQ48-Pad163)": [ "DDR_D" ], "unconnected-(U1A-DQ49-Pad165)": [ "DDR_D" ], "unconnected-(U1A-DQ5-Pad6)": [ "DDR_D" ], "unconnected-(U1A-DQ50-Pad175)": [ "DDR_D" ], "unconnected-(U1A-DQ51-Pad177)": [ "DDR_D" ], "unconnected-(U1A-DQ52-Pad164)": [ "DDR_D" ], "unconnected-(U1A-DQ53-Pad166)": [ "DDR_D" ], "unconnected-(U1A-DQ54-Pad174)": [ "DDR_D" ], "unconnected-(U1A-DQ55-Pad176)": [ "DDR_D" ], "unconnected-(U1A-DQ56-Pad181)": [ "DDR_D" ], "unconnected-(U1A-DQ57-Pad183)": [ "DDR_D" ], "unconnected-(U1A-DQ58-Pad191)": [ "DDR_D" ], "unconnected-(U1A-DQ59-Pad193)": [ "DDR_D" ], "unconnected-(U1A-DQ6-Pad16)": [ "DDR_D" ], "unconnected-(U1A-DQ60-Pad180)": [ "DDR_D" ], "unconnected-(U1A-DQ61-Pad182)": [ "DDR_D" ], "unconnected-(U1A-DQ62-Pad192)": [ "DDR_D" ], "unconnected-(U1A-DQ63-Pad194)": [ "DDR_D" ], "unconnected-(U1A-DQ7-Pad18)": [ "DDR_D" ], "unconnected-(U1A-DQ8-Pad21)": [ "DDR_D" ], "unconnected-(U1A-DQ9-Pad23)": [ "DDR_D" ], "unconnected-(U1A-DQS0_N-Pad10)": [ "DDR_D" ], "unconnected-(U1A-DQS0_P-Pad12)": [ "DDR_D" ], "unconnected-(U1A-DQS1_N-Pad27)": [ "DDR_D" ], "unconnected-(U1A-DQS1_P-Pad29)": [ "DDR_D" ], "unconnected-(U1A-DQS2_N-Pad45)": [ "DDR_D" ], "unconnected-(U1A-DQS2_P-Pad47)": [ "DDR_D" ], "unconnected-(U1A-DQS3_N-Pad62)": [ "DDR_D" ], "unconnected-(U1A-DQS3_P-Pad64)": [ "DDR_D" ], "unconnected-(U1A-DQS4_N-Pad135)": [ "DDR_D" ], "unconnected-(U1A-DQS4_P-Pad137)": [ "DDR_D" ], "unconnected-(U1A-DQS5_N-Pad152)": [ "DDR_D" ], "unconnected-(U1A-DQS5_P-Pad154)": [ "DDR_D" ], "unconnected-(U1A-DQS6_N-Pad169)": [ "DDR_D" ], "unconnected-(U1A-DQS6_P-Pad171)": [ "DDR_D" ], "unconnected-(U1A-DQS7_N-Pad186)": [ "DDR_D" ], "unconnected-(U1A-DQS7_P-Pad188)": [ "DDR_D" ], "unconnected-(U1B-A0-Pad98)": [ "DDR_A" ], "unconnected-(U1B-A1-Pad97)": [ "DDR_A" ], "unconnected-(U1B-A10{slash}AP-Pad107)": [ "DDR_A" ], "unconnected-(U1B-A11-Pad84)": [ "DDR_A" ], "unconnected-(U1B-A12{slash}BC_N-Pad83)": [ "DDR_A" ], "unconnected-(U1B-A13-Pad119)": [ "DDR_A" ], "unconnected-(U1B-A14-Pad80)": [ "DDR_A" ], "unconnected-(U1B-A15-Pad78)": [ "DDR_A" ], "unconnected-(U1B-A2-Pad96)": [ "DDR_A" ], "unconnected-(U1B-A3-Pad95)": [ "DDR_A" ], "unconnected-(U1B-A4-Pad92)": [ "DDR_A" ], "unconnected-(U1B-A5-Pad91)": [ "DDR_A" ], "unconnected-(U1B-A6-Pad90)": [ "DDR_A" ], "unconnected-(U1B-A7-Pad86)": [ "DDR_A" ], "unconnected-(U1B-A8-Pad89)": [ "DDR_A" ], "unconnected-(U1B-A9-Pad85)": [ "DDR_A" ], "unconnected-(U1B-BA0-Pad109)": [ "DDR_A" ], "unconnected-(U1B-BA1-Pad108)": [ "DDR_A" ], "unconnected-(U1B-BA2-Pad79)": [ "DDR_A" ], "unconnected-(U1B-CAS_N-Pad115)": [ "DDR_A" ], "unconnected-(U1B-CK0_N-Pad103)": [ "DDR_A" ], "unconnected-(U1B-CK0_P-Pad101)": [ "DDR_A" ], "unconnected-(U1B-CK1_N-Pad104)": [ "DDR_A" ], "unconnected-(U1B-CK1_P-Pad102)": [ "DDR_A" ], "unconnected-(U1B-CKE0-Pad73)": [ "DDR_A" ], "unconnected-(U1B-CKE1-Pad74)": [ "DDR_A" ], "unconnected-(U1B-ODT0-Pad116)": [ "DDR_A" ], "unconnected-(U1B-ODT1-Pad120)": [ "DDR_A" ], "unconnected-(U1B-RAS_N-Pad110)": [ "DDR_A" ], "unconnected-(U1B-RESET_N-Pad30)": [ "DDR_A" ], "unconnected-(U1B-S0_N-Pad114)": [ "DDR_A" ], "unconnected-(U1B-S1_N-Pad121)": [ "DDR_A" ], "unconnected-(U1B-SA0-Pad197)": [ "DDR_A" ], "unconnected-(U1B-SA1-Pad201)": [ "DDR_A" ], "unconnected-(U1B-SCL-Pad202)": [ "DDR_A" ], "unconnected-(U1B-SDA-Pad200)": [ "DDR_A" ], "unconnected-(U1B-WE_N-Pad113)": [ "DDR_A" ], "unconnected-(U3E-MGTXRXN0_112-PadAH5)": [ "SERDES" ], "unconnected-(U3E-MGTXRXN0_113-PadAB5)": [ "SERDES" ], "unconnected-(U3E-MGTXRXN1_112-PadAG3)": [ "SERDES" ], "unconnected-(U3E-MGTXRXN1_113-PadAA3)": [ "SERDES" ], "unconnected-(U3E-MGTXRXN2_112-PadAE3)": [ "SERDES" ], "unconnected-(U3E-MGTXRXN2_113-PadY5)": [ "SERDES" ], "unconnected-(U3E-MGTXRXN3_112-PadAC3)": [ "SERDES" ], "unconnected-(U3E-MGTXRXN3_113-PadW3)": [ "SERDES" ], "unconnected-(U3E-MGTXRXP0_112-PadAH6)": [ "SERDES" ], "unconnected-(U3E-MGTXRXP0_113-PadAB6)": [ "SERDES" ], "unconnected-(U3E-MGTXRXP1_112-PadAG4)": [ "SERDES" ], "unconnected-(U3E-MGTXRXP1_113-PadAA4)": [ "SERDES" ], "unconnected-(U3E-MGTXRXP2_112-PadAE4)": [ "SERDES" ], "unconnected-(U3E-MGTXRXP2_113-PadY6)": [ "SERDES" ], "unconnected-(U3E-MGTXRXP3_112-PadAC4)": [ "SERDES" ], "unconnected-(U3E-MGTXRXP3_113-PadW4)": [ "SERDES" ], "unconnected-(U3E-MGTXTXN0_112-PadAK5)": [ "SERDES" ], "unconnected-(U3E-MGTXTXN0_113-PadAF1)": [ "SERDES" ], "unconnected-(U3E-MGTXTXN1_112-PadAJ3)": [ "SERDES" ], "unconnected-(U3E-MGTXTXN1_113-PadAD1)": [ "SERDES" ], "unconnected-(U3E-MGTXTXN2_112-PadAK1)": [ "SERDES" ], "unconnected-(U3E-MGTXTXN2_113-PadAB1)": [ "SERDES" ], "unconnected-(U3E-MGTXTXN3_112-PadAH1)": [ "SERDES" ], "unconnected-(U3E-MGTXTXN3_113-PadY1)": [ "SERDES" ], "unconnected-(U3E-MGTXTXP0_112-PadAK6)": [ "SERDES" ], "unconnected-(U3E-MGTXTXP0_113-PadAF2)": [ "SERDES" ], "unconnected-(U3E-MGTXTXP1_112-PadAJ4)": [ "SERDES" ], "unconnected-(U3E-MGTXTXP1_113-PadAD2)": [ "SERDES" ], "unconnected-(U3E-MGTXTXP2_112-PadAK2)": [ "SERDES" ], "unconnected-(U3E-MGTXTXP2_113-PadAB2)": [ "SERDES" ], "unconnected-(U3E-MGTXTXP3_112-PadAH2)": [ "SERDES" ], "unconnected-(U3E-MGTXTXP3_113-PadY2)": [ "SERDES" ], "unconnected-(U3F-MGTXRXN0_114-PadV5)": [ "SERDES" ], "unconnected-(U3F-MGTXRXN0_115-PadM5)": [ "SERDES" ], "unconnected-(U3F-MGTXRXN1_114-PadU3)": [ "SERDES" ], "unconnected-(U3F-MGTXRXN1_115-PadL3)": [ "SERDES" ], "unconnected-(U3F-MGTXRXN2_114-PadR3)": [ "SERDES" ], "unconnected-(U3F-MGTXRXN2_115-PadK5)": [ "SERDES" ], "unconnected-(U3F-MGTXRXN3_114-PadP5)": [ "SERDES" ], "unconnected-(U3F-MGTXRXN3_115-PadJ3)": [ "SERDES" ], "unconnected-(U3F-MGTXRXP0_114-PadV6)": [ "SERDES" ], "unconnected-(U3F-MGTXRXP0_115-PadM6)": [ "SERDES" ], "unconnected-(U3F-MGTXRXP1_114-PadU4)": [ "SERDES" ], "unconnected-(U3F-MGTXRXP1_115-PadL4)": [ "SERDES" ], "unconnected-(U3F-MGTXRXP2_114-PadR4)": [ "SERDES" ], "unconnected-(U3F-MGTXRXP2_115-PadK6)": [ "SERDES" ], "unconnected-(U3F-MGTXRXP3_114-PadP6)": [ "SERDES" ], "unconnected-(U3F-MGTXRXP3_115-PadJ4)": [ "SERDES" ], "unconnected-(U3F-MGTXTXN0_114-PadV1)": [ "SERDES" ], "unconnected-(U3F-MGTXTXN0_115-PadM1)": [ "SERDES" ], "unconnected-(U3F-MGTXTXN1_114-PadT1)": [ "SERDES" ], "unconnected-(U3F-MGTXTXN1_115-PadK1)": [ "SERDES" ], "unconnected-(U3F-MGTXTXN2_114-PadP1)": [ "SERDES" ], "unconnected-(U3F-MGTXTXN2_115-PadH1)": [ "SERDES" ], "unconnected-(U3F-MGTXTXN3_114-PadN3)": [ "SERDES" ], "unconnected-(U3F-MGTXTXN3_115-PadF1)": [ "SERDES" ], "unconnected-(U3F-MGTXTXP0_114-PadV2)": [ "SERDES" ], "unconnected-(U3F-MGTXTXP0_115-PadM2)": [ "SERDES" ], "unconnected-(U3F-MGTXTXP1_114-PadT2)": [ "SERDES" ], "unconnected-(U3F-MGTXTXP1_115-PadK2)": [ "SERDES" ], "unconnected-(U3F-MGTXTXP2_114-PadP2)": [ "SERDES" ], "unconnected-(U3F-MGTXTXP2_115-PadH2)": [ "SERDES" ], "unconnected-(U3F-MGTXTXP3_114-PadN4)": [ "SERDES" ], "unconnected-(U3F-MGTXTXP3_115-PadF2)": [ "SERDES" ], "unconnected-(U3G-MGTXRXN0_116-PadG3)": [ "SERDES" ], "unconnected-(U3G-MGTXRXN0_117-PadF9)": [ "SERDES" ], "unconnected-(U3G-MGTXRXN1_116-PadE3)": [ "SERDES" ], "unconnected-(U3G-MGTXRXN1_117-PadD9)": [ "SERDES" ], "unconnected-(U3G-MGTXRXN2_116-PadD5)": [ "SERDES" ], "unconnected-(U3G-MGTXRXN2_117-PadE11)": [ "SERDES" ], "unconnected-(U3G-MGTXRXN3_116-PadC3)": [ "SERDES" ], "unconnected-(U3G-MGTXRXN3_117-PadC11)": [ "SERDES" ], "unconnected-(U3G-MGTXRXP0_116-PadG4)": [ "SERDES" ], "unconnected-(U3G-MGTXRXP0_117-PadF10)": [ "SERDES" ], "unconnected-(U3G-MGTXRXP1_116-PadE4)": [ "SERDES" ], "unconnected-(U3G-MGTXRXP1_117-PadD10)": [ "SERDES" ], "unconnected-(U3G-MGTXRXP2_116-PadD6)": [ "SERDES" ], "unconnected-(U3G-MGTXRXP2_117-PadE12)": [ "SERDES" ], "unconnected-(U3G-MGTXRXP3_116-PadC4)": [ "SERDES" ], "unconnected-(U3G-MGTXRXP3_117-PadC12)": [ "SERDES" ], "unconnected-(U3G-MGTXTXN0_116-PadD1)": [ "SERDES" ], "unconnected-(U3G-MGTXTXN0_117-PadC7)": [ "SERDES" ], "unconnected-(U3G-MGTXTXN1_116-PadB1)": [ "SERDES" ], "unconnected-(U3G-MGTXTXN1_117-PadA7)": [ "SERDES" ], "unconnected-(U3G-MGTXTXN2_116-PadA3)": [ "SERDES" ], "unconnected-(U3G-MGTXTXN2_117-PadB9)": [ "SERDES" ], "unconnected-(U3G-MGTXTXN3_116-PadB5)": [ "SERDES" ], "unconnected-(U3G-MGTXTXN3_117-PadA11)": [ "SERDES" ], "unconnected-(U3G-MGTXTXP0_116-PadD2)": [ "SERDES" ], "unconnected-(U3G-MGTXTXP0_117-PadC8)": [ "SERDES" ], "unconnected-(U3G-MGTXTXP1_116-PadB2)": [ "SERDES" ], "unconnected-(U3G-MGTXTXP1_117-PadA8)": [ "SERDES" ], "unconnected-(U3G-MGTXTXP2_116-PadA4)": [ "SERDES" ], "unconnected-(U3G-MGTXTXP2_117-PadB10)": [ "SERDES" ], "unconnected-(U3G-MGTXTXP3_116-PadB6)": [ "SERDES" ], "unconnected-(U3G-MGTXTXP3_117-PadA12)": [ "SERDES" ] }, "netclass_patterns": [] }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "", "plot": "", "pos_files": "", "specctra_dsn": "", "step": "", "svg": "", "vrml": "" }, "page_layout_descr_file": "" }, "schematic": { "annotate_start_num": 0, "bom_export_filename": "${PROJECTNAME}.csv", "bom_fmt_presets": [], "bom_fmt_settings": { "field_delimiter": ",", "keep_line_breaks": false, "keep_tabs": false, "name": "CSV", "ref_delimiter": ",", "ref_range_delimiter": "", "string_delimiter": "\"" }, "bom_presets": [], "bom_settings": { "exclude_dnp": true, "fields_ordered": [ { "group_by": false, "label": "Reference", "name": "Reference", "show": true }, { "group_by": true, "label": "Value", "name": "Value", "show": true }, { "group_by": true, "label": "Footprint", "name": "Footprint", "show": true }, { "group_by": false, "label": "Datasheet", "name": "Datasheet", "show": true }, { "group_by": false, "label": "Description", "name": "Description", "show": false }, { "group_by": false, "label": "Qty", "name": "${QUANTITY}", "show": true }, { "group_by": false, "label": "#", "name": "${ITEM_NUMBER}", "show": false }, { "group_by": false, "label": "Availability", "name": "Availability", "show": false }, { "group_by": false, "label": "Check_prices", "name": "Check_prices", "show": false }, { "group_by": false, "label": "Description_1", "name": "Description_1", "show": false }, { "group_by": false, "label": "Extended", "name": "Extended", "show": false }, { "group_by": false, "label": "Extended Part", "name": "Extended Part", "show": false }, { "group_by": false, "label": "MANUFACTURER", "name": "MANUFACTURER", "show": false }, { "group_by": false, "label": "MAXIMUM_PACKAGE_HEIGHT", "name": "MAXIMUM_PACKAGE_HEIGHT", "show": false }, { "group_by": false, "label": "MF", "name": "MF", "show": false }, { "group_by": false, "label": "MP", "name": "MP", "show": false }, { "group_by": false, "label": "MPN", "name": "MPN", "show": true }, { "group_by": false, "label": "PARTREV", "name": "PARTREV", "show": false }, { "group_by": false, "label": "Package", "name": "Package", "show": false }, { "group_by": false, "label": "Price", "name": "Price", "show": false }, { "group_by": false, "label": "STANDARD", "name": "STANDARD", "show": false }, { "group_by": false, "label": "Sim.Pin", "name": "Sim.Pin", "show": false }, { "group_by": false, "label": "SnapEDA_Link", "name": "SnapEDA_Link", "show": false }, { "group_by": true, "label": "DNP", "name": "${DNP}", "show": true }, { "group_by": true, "label": "Exclude from BOM", "name": "${EXCLUDE_FROM_BOM}", "show": true }, { "group_by": true, "label": "Exclude from Board", "name": "${EXCLUDE_FROM_BOARD}", "show": true } ], "filter_string": "", "group_symbols": true, "include_excluded_from_bom": true, "name": "", "sort_asc": true, "sort_field": "Reference" }, "connection_grid_size": 50.0, "drawing": { "dashed_lines_dash_length_ratio": 12.0, "dashed_lines_gap_length_ratio": 3.0, "default_line_thickness": 6.0, "default_text_size": 50.0, "field_names": [], "intersheets_ref_own_page": false, "intersheets_ref_prefix": "", "intersheets_ref_short": false, "intersheets_ref_show": false, "intersheets_ref_suffix": "", "junction_size_choice": 3, "label_size_ratio": 0.375, "operating_point_overlay_i_precision": 3, "operating_point_overlay_i_range": "~A", "operating_point_overlay_v_precision": 3, "operating_point_overlay_v_range": "~V", "overbar_offset_ratio": 1.23, "pin_symbol_size": 25.0, "text_offset_ratio": 0.15 }, "legacy_lib_dir": "", "legacy_lib_list": [], "meta": { "version": 1 }, "net_format_name": "", "page_layout_descr_file": "", "plot_directory": "", "space_save_all_events": true, "spice_current_sheet_as_root": false, "spice_external_command": "spice \"%I\"", "spice_model_current_sheet_as_root": true, "spice_save_all_currents": false, "spice_save_all_dissipations": false, "spice_save_all_voltages": false, "subpart_first_id": 65, "subpart_id_separator": 0 }, "sheets": [ [ "7d2c4f65-fcf4-4424-b23a-749f5cbc11e8", "Root" ], [ "4678a93c-8fe9-4314-b518-ab099bf8bba3", "Kintex" ], [ "71b5f7de-70cf-4cb3-89b6-986753a2a7f1", "DDR3" ], [ "c4c6848d-7fab-42c6-a789-fdd1dc7ae6f0", "Power Supplies" ], [ "cede5810-fb23-4996-b749-47f674af5394", "Mini Sas 2" ], [ "d9ae043e-748c-4630-b4cc-2f898761c884", "RP2040" ], [ "11ef6b53-5364-4552-9ebb-05b1e130a8b5", "USBC - PD" ], [ "d6a8ddf3-d206-4380-8c67-a4e83c75c650", "Power" ], [ "f7def636-83a8-4c47-8430-5d210c0d81ec", "Serdes" ], [ "757cfcd2-2d29-48e9-a01f-0d8e4b79876b", "qsfp-filter 1" ], [ "3823bd28-1ffc-4c47-8dab-55bfc10e2129", "qsfp-filter 2" ], [ "9b15fac4-4316-4399-91f6-56cfe0194cb0", "qsfp-filter 3" ], [ "b1860b73-7d28-4551-9cb4-4015d8b8913f", "QSFP-conn 1" ], [ "492e7c4c-7064-40e2-a3aa-1b7dbdb7ca64", "QSFP-conn 2" ], [ "9b15fac4-4316-4399-91f6-56cfe0194cb0", "qsfp-filter 3" ], [ "757cfcd2-2d29-48e9-a01f-0d8e4b79876b", "qsfp-filter 1" ], [ "3823bd28-1ffc-4c47-8dab-55bfc10e2129", "qsfp-filter 2" ], [ "0da9dee2-c123-4812-a3aa-c09624b2429a", "BuckFB 1" ], [ "02de08e9-55ee-46d8-bb9d-4d3c02e7f542", "Buck Powersupplies 1" ], [ "5cb6664f-2e64-42c3-a462-f7c447c26556", "VCCINT" ], [ "d55f054f-39d4-45e3-87c5-6cd18221ff6c", "BuckFB 2" ], [ "57cc7f4f-ba26-46db-a9c4-964f7385259e", "BuckFB 3" ], [ "26d50196-8feb-4350-9bf4-e6c602ad0398", "Buck Powersupplies 2" ], [ "0da9dee2-c123-4812-a3aa-c09624b2429a", "BuckFB 1" ], [ "9ab5b58c-bea5-4d57-91fc-3654b8727810", "RF" ], [ "d55f054f-39d4-45e3-87c5-6cd18221ff6c", "BuckFB 2" ], [ "9350ff9f-85ce-4cb0-b40f-936ed83bf7b1", "Mini Sas 1" ], [ "57cc7f4f-ba26-46db-a9c4-964f7385259e", "BuckFB 3" ] ], "text_variables": {} }